• Stars
    star
    3
  • Rank 3,963,521 (Top 79 %)
  • Language Verilog
  • Created over 2 years ago
  • Updated over 2 years ago

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

For MicroZed Chronicles Blog 433 Partial Reconfiguration

More Repositories

1

MicroZed-Chronicles

Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog
C
174
star
2

Hackster

Files used with hackster examples
VHDL
132
star
3

Mastering-MicroBlaze

Slides and lab instructions for the mastering MicroBlaze session
C
30
star
4

Vitis_Hero

C++
22
star
5

Genesys_ZU_MIPI_PCAM

Imaging application using MIPI and DisplayPort to process image
VHDL
19
star
6

Getting-to-Know-Vivado

Source files for Getting to Know Vivado course
VHDL
18
star
7

Xilinx_BootCamp

Slides and material for Xilinx bootcamp
C
17
star
8

Building-Accelerated-Applications-with-Vitis

Support material for the Building Accelerated Applications with Vitis webinar series
15
star
9

Parallella-Chronicles

Source code form the Parallella Chronicles Blog
C
15
star
10

Element14_PYNQ

Jupyter Notebook
15
star
11

CrowdSupplyWorkShop1

VHDL
13
star
12

introduction_to_vivado

VHDL
13
star
13

Professional-PYNQ

Jupyter Notebook
10
star
14

MZ_402_PID_HLS

PID HLS Implementation
VHDL
10
star
15

fedevel

10
star
16

Hello_Ultra96

Files for the hello ultra 96 lab
C
9
star
17

UltraZed-Edition

UltraZed Edition examples
C
9
star
18

SP701_Imaging_Vivado

Vivado project for the SP701 Imaging application project
VHDL
9
star
19

Ultra96V2_DisplayPort

Bare Metal Display Port Example for the Ultra96 V2
VHDL
8
star
20

microblaze_linux

MicroBlaze petalinux targeting Arty A7 100T, UART, QSPI, Ethernet, XADC, GPIO
VHDL
8
star
21

perfecting_petalinux

8
star
22

Mastering_AMD_MicroBlaze_Processor_The_PetaLinux_Class

Tcl
8
star
23

mz_365

AXI VIP example
VHDL
7
star
24

Digilent_bootcamp

C
7
star
25

Kira_PCAM

KRIA and PCAM baremetal
Tcl
7
star
26

all_about_hls

Slides for all about HLS webinar
7
star
27

Zynq_multiboot

C
6
star
28

Part_217_SPI_Master_Salve

SPI example based on using the Arty Z7 with master and slave examples for the PS SPI controller and the AXI Quad SPI controller
HTML
5
star
29

pynq_neopixel

Neopixel overlay for the PYNQ Z2
Tcl
5
star
30

Arty-Chronicles

MicroBlaze code based on the Digilent Arty Board
C
5
star
31

MZ_439

Vivado and Vitis files for the MZ Blog 439
VHDL
5
star
32

Intel_Max1000

Intel Companion chip for STM32 using Max1000
C
5
star
33

UltraZed_PCIe

UltraZed and PCIe example
VHDL
5
star
34

neo_pixel_ip

IP block for driving NeoPixels from a FPGA - Device independent
VHDL
5
star
35

Arty_s7_example

Arty S7 Example with Pmods and MTDS
VHDL
5
star
36

Edge_Impluse_ML_Agri

4
star
37

Hackster_ARM_M1_Lab2

Solution to the Hackster Arm M1 lab
VHDL
4
star
38

MQTT_MicroBlaze_Petalinux

Example if MQTT on the MicroBlaze running Petalinux
C
4
star
39

MZ448

Jupyter Notebook
4
star
40

Concept_to_Prototype_U96_VITIS

Vivado design for the VITIS Acceleration Platform
VHDL
4
star
41

CrowdSupplyWorkShop2

C
4
star
42

EOC_Vitis

Slides and Lab guide for the EOC Vitis Session.
4
star
43

vivado_sd_image_processing-

Vivado design for the SD Image processing overlay
VHDL
4
star
44

MZ_431

7 Series IDELAY / ODELAY
VHDL
4
star
45

basys3_pong

Makefile
4
star
46

Introduction_to_high_rel

Introduction to high reliability webinar
4
star
47

Ultra96V2_MIPI_PCAM_VITIS

Ultra96 with MIPI break out board connected to the PCam5 Bare metal to Display Port solution
VHDL
3
star
48

Navigating_niosv

3
star
49

Nexys_Video_Part220

Nexys video with FMC HDMI
VHDL
3
star
50

MZ459

Memory Scrubber Xilin BRAM and URAM
VHDL
3
star
51

SLX_FPGA

Code for SLX FPGA Blog
C
3
star
52

SDSoC_Platforms

SDSoC Platforms
HTML
3
star
53

ZynqBerry_Zero_MIPI

MIPI Imaging on the ZynqBerry Zero Vitis / Vivado 2020.2
VHDL
3
star
54

EOC_DSP

3
star
55

UltraZed_Part18

VDMA transfer from the PL to the PS
VHDL
3
star
56

HUD

HLS Implementation of a HUD for image processing systems.
Objective-C
3
star
57

Concept_to_Prototype_U96-PYNQ

PYNQ overlay for the concept to prototype ultra96 webinar
Jupyter Notebook
3
star
58

MZ507

IOTCL I2C Dev and SPI Dev using Petalinux
Tcl
3
star
59

FMC-HDMI-Zed

Design example on Zed board to use channel one ADV7611 of the http://store.digilentinc.com/fmc-hdmi-dual-hdmi-input-expansion-card/
HTML
3
star
60

M1_from_scratch

VHDL
3
star
61

FLIR_LEPTON_PYNQ

FLIR Lepton 2 PYNQ overlay for the PYNQ Z2
Jupyter Notebook
3
star
62

ARM-M1-M3-Lab

Arm M1 M
3
star
63

MiniZed-FLIR-Lepton-2

MiniZed Hardware design connected to FLIR lepton and 7 inch touch display, HW build still has WIFI & BT module
VHDL
2
star
64

pynq_sd_image_processing

PYNQ 2v5 Image processing overlay for the Snickerdoodle
Jupyter Notebook
2
star
65

FLIR_LEPTON2

FLIR Lepton 2 on Arty Z7
HTML
2
star
66

mz_428

Scripts for MicroZed Chronicles 428
Tcl
2
star
67

FPGA_Multiboot

Example of Multiboot and fallback using a FPGA
VHDL
2
star
68

PYNQ_Robot_Arm

Robot Arm Project for PYNQ
VHDL
2
star
69

eink_fpga

VHDL
2
star
70

FLIR_LEPTON_PYNQ_VIVADO

Vivado Project for the PYNQ Lepton overlay include the custom RTL
VHDL
2
star
71

Nexys

Projects for Nexys
C
2
star
72

mz_363

Xilinx Simulation Interface example for Vivado 2020.1
C++
2
star
73

MiniZed_Thermal

MiniZed Thermal Imager for the https://www.hackster.io/adam-taylor/portable-thermal-imaging-with-the-minized-db4369 project
2
star
74

Catapult-HLS

Source for the Mentor Catapult HLS Blog
C
2
star
75

MZ508

Tcl
1
star
76

Vivado_Blocks

Tcl
1
star
77

MiniZed_FLIR_MIXER

Mixer example with test pattern generators and FLIR Lepton
HTML
1
star
78

mz_chronicles_356

1
star
79

Vitis_Platforms

Vitis Platforms I have created
1
star
80

BRAM_Update

Project corresponding to MZ Chronicles BRAM Update Article
VHDL
1
star
81

mz_chronicles_354

Repo for MZ Chronicles 354
HTML
1
star
82

Concept_to_Prototype_U96-PYNQ-Vivado

Vivado Design Behind the PYNQ layout
VHDL
1
star
83

Concept_to_Prototype_U96

Demo 1 for the concept to prototype ultra96v2 webinar, this is a 720p 24bpp, 8 bit RGB image, output over display port
VHDL
1
star
84

mz_362_simulation

Files for MicroZed Chronicles edition 362
VHDL
1
star
85

Source_control_example

Source control with vivado example
Tcl
1
star
86

Tackling_Timing

1
star