• Stars
    star
    13
  • Rank 1,512,713 (Top 30 %)
  • Language
  • Created about 5 years ago
  • Updated almost 5 years ago

Reviews

There are no reviews yet. Be the first to send feedback to the community and the maintainers!

Repository Details

The Guidance For Installing dpu and some other stuff On Xilinx ZCU102

More Repositories

1

awesome-quantization-and-fixed-point-training

Neural Network Quantization & Low-Bit Fixed Point Training For Hardware-Friendly Algorithm Design
157
star
2

Awesome-Efficient-Diffusion

Curated list of methods that focuses on improving the efficiency of diffusion models
28
star
3

ada3d

Code of ICCV23 paper: Ada3D : Exploiting the Spatial Redundancy with Adaptive Inference for Efficient 3D Object Detection
Python
28
star
4

Papers-of-NAS

Personal Digest of NAS (Under Construction 🛠)
Python
25
star
5

CodedVTR

code of [CVPR22] CodedVTR: Codebook-based Sparse Voxel Transformer with Geometric Guidance
Python
16
star
6

FFT-xilinx-ipcore

The implemention & test code for xilinx fft ip core(v 9.0), standard AIX4, for future reference
Verilog
14
star
7

Verilog_Uart_With_Fifo

Implemented The UART with FIFO
Verilog
11
star
8

AD9910-Booster-Arduino

The Booster & Testing Example For AD9910
C++
8
star
9

NUEDC-Code

Dirty Code Preparation For NEUDC
Jupyter Notebook
6
star
10

WhatIveRead

The Digest & Reading List
Jupyter Notebook
6
star
11

GetArxivDaily

6
star
12

Fifo2AXI4

A Module To Read From Simple FIFO(with wr_en,rd_en), Give AXI4 Streaming Signal. Used For cases that DONOT Use AXI4Ffifo
Verilog
4
star
13

MuscleController

This is the implementation code for MuscleController. a user-friendly controller based on EMG with Deep Learning Methods
Python
4
star
14

Find_MAX

The Verilog find_max Code,reading Data From Streaming Data
Verilog
3
star
15

tianchen-zhao.github.io

TeX
2
star
16

ada3d.github.io

Project page for Ada3D: Exploiting the Spatial Redundancy with Adaptive Inference for Efficient 3D Object Detection
JavaScript
2
star
17

NUEDC-2017E

Verilog
1
star
18

Cordic-xilinx-ip-core

Verilog
1
star