Explore @openhwgroup Open Source projects

OpenHW Group (@openhwgroup)

openhwgroup

Stars
5,378
Global Org. Rank 4,177 (Top 2 %)
Registered almost 5 years ago
Most used languages

SystemVerilog 36.7 %

C
16.7 %

Assembly
13.3 %

HTML
10.0 %

Java
6.7 %

JavaScript
3.3 %

C++
3.3 %

Makefile 3.3 %

Shell
3.3 %

SCSS 3.3 %
Location 🇨🇦 Canada
Country Total Rank 211
Country Ranking

Assembly
1

SystemVerilog 1

Makefile 25

C++
176

HTML
355

SCSS 485

C
625

JavaScript
667

Shell
722

Java
742

cva6

The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

cv32e40p

CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform

core-v-verif

Functional verification project for the CORE-V family of RISC-V cores.

cvfpu

Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.

force-riscv

Instruction Set Generator initially contributed by Futurewei

cvw

CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals.

cv32e40x

4 stage, in-order, compute RISC-V core based on the CV32E40P

programs

Documentation for the OpenHW Group's set of CORE-V RISC-V cores

core-v-cores

CORE-V Family of RISC-V Cores

core-v-mcu

This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.

cv32e40s

4 stage, in-order, secure RISC-V core based on the CV32E40P

cva6-sdk

CVA6 SDK containing RISC-V tools and Buildroot

core-v-xif

RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions

cva5

The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.

cv-hpdcache

RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores

cv32e41p

4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions

corev-gcc

core-v-sdk

core-v-sw

Main Repo for the OpenHW Group Software Task Group

riscv_vm

Instructions to import Ubuntu guest Virtual Machine for RISC-V development for the VEGA board

openhwgroup.org

OpenHW Group is a not-for-profit, global organization driven by its members and individual contributors where hardware and software designers collaborate in the development of open-source cores, related IP, tools and software. OpenHW provides an infrastructure for hosting high quality open-source HW developments in line with industry best practices.

core-v-mcu-devkit

This is the CORE-V MCU DevKit project, hosting the open-source artifacts for the CORE-V MCU Development Kit.

core-v-mcu-uvm

CORE-V MCU UVM Environment and Test Bench

tristan-unified-access-page

Unified Access Page for the TRISTAN project

corev-llvm-project

riscv-ovpsim-corev

cv32e40x-dv

CV32E40X Design-Verification environment

core-v-mcu-cli-test

Eclipse/FreeRTOS/core-v-mcu example program

core-v-ide-cdt

corev-binutils-gdb

advanced-riscv-verification-methodologies

Advanced Verification Methodologies for RISC-V and related IP

cva6-platform

CVA6-platform is a multicore CVA6 with CV-MESH software and regression platform

core-v-freertos

obi

Repository that maintain the OpenBus Interface spec

cv-mesh

u-boot

Unofficial development fork of U-Boot

core-v-freertos-kernel

downloads.openhwgroup.org

downloads.openhwgroup.org